Distributed Parametric Resonator: A Passive CMOS Frequency Divider
نویسندگان
چکیده
منابع مشابه
TP 10.5: A 13.4-GHz CMOS Frequency Divider
The above difficulty is alleviated by use ofring-shaped transistors, where the ratio of device width and drain junction capacitance is approximately four times that of a regular layout [4]. However, such a structure proves b neficial if only oneofthedrainorsourceterminalsappearsinthesignalpath. Thus, high-speed divider topologies using stacked devices or pass gates do not necessarily achieve a ...
متن کاملA 27GHz Frequency Divider in 0.18μm CMOS Technology
This paper presents a broadband high operating frequency divide-by-2 frequency divider. This divider uses sourcecoupled logic (SCL) with two static loading master-slave D latches which achieves high input operating frequency, high input sensitivity and low power dissipation. This divider can work from 8GHz~ 27GHz and the input power is -40dBm@18GHz. The chip area is 735μm×480μm with only 4.6mW ...
متن کاملDesign of High Frequency Cmos Fractional-n Frequency Divider
This paper discussed the circuit level design and simulation of fractional-N frequency divider, a circuit block used mainly in frequency synthesizer. The design was done in schematic level. A low power 0.5 micron CMOS technology called CMOSIS5 used for modeling the circuit devices. The frequency divider was design for 900 MHz GSM standard mobile communication application. For the simulation, ci...
متن کاملA 28-36 GHz Optimized CMOS Distributed Doherty Power Amplifier with A New Wideband Power Divider Structure
Background and Objectives: In this paper, a new design strategy was proposed in order to enhance bandwidth and efficiency of power amplifier. Methods: To realize the introduced design strategy, a power amplifier was designed using TSMC CMOS 0.18um technology for operating in the Ka band, i.e. the frequency range of 26.5-40GHz. To design the power amplifier, first a power divider (PD) with a ver...
متن کاملHigh-speed CMOS Frequency Divider with Inductive Peaking Technique
This work proposes an integrated high frequency divider with an inductive peaking technique implemented in a current mode logic (CML) frequency divider. The proposed divider is composed with a master-slave flip-flop, and the master-slave flip-flop acts as a latch and read circuits which have the differential pair and cross-coupled n-MOSFETs. The cascode bias is applied in an inductive peaking c...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of Solid-State Circuits
سال: 2010
ISSN: 0018-9200,1558-173X
DOI: 10.1109/jssc.2010.2056833